Realization and synthesis of reversible functions  by Yang, Guowu et al.
Theoretical Computer Science 412 (2011) 1606–1613
Contents lists available at ScienceDirect
Theoretical Computer Science
journal homepage: www.elsevier.com/locate/tcs
Realization and synthesis of reversible functions
Guowu Yang a, Fei Xie b, William N.N. Hung c,∗, Xiaoyu Song d, Marek A. Perkowski d
a School of Computer Science and Engineering, University of Electronic Science and Technology of China, Chengdu, Sichuan 610054, China
b Department Computer Science, Portland State University, Portland, OR 97207, USA
c Synopsys Inc., Mountain View, CA 94043, USA
d Department Electrical & Computer Engineering, Portland State University, Portland, OR 97207, USA
a r t i c l e i n f o
Article history:
Received 3 July 2009
Received in revised form 28 July 2010
Accepted 14 November 2010
Communicated by M. Hirvensalo
Keywords:
Reversible logic
Group theory
Permutation
a b s t r a c t
Reversible circuits play an important role in quantum computing. This paper studies the
realization problem of reversible circuits. For any n-bit reversible function, we present a
constructive synthesis algorithm. Given any n-bit reversible function, there are N distinct
input patterns different from their corresponding outputs, where N ≤ 2n, and the other
(2n − N) input patterns will be the same as their outputs. We show that this circuit can
be synthesized by at most 2n · N ‘(n − 1)’-CNOT gates and 4n2 · N NOT gates. The time
and space complexities of the algorithm are Ω(n · 4n) and Ω(n · 2n), respectively. The
computational complexity of our synthesis algorithm is exponentially lower than that of
breadth-first search based synthesis algorithms.
© 2010 Elsevier B.V. All rights reserved.
1. Introduction
Reversible computing provides a way to improve the energy efficiency beyond the von Neumann–Landauer limit [1,2].
It has been shown that any computing system of irreversible logic gates leads inevitably to energy dissipation [2–4]. To
avoid power dissipation, circuits must be constructed [3,4] from reversible gates. Reversible circuit plays an important role
in quantum computing [5,6]. There is a lot of research [7,8,4,6,9–18] on the construction of reversible logic gates.
A fundamental question on reversible logic is what kind of reversible circuits can be implemented, given a library of
reversible logic gates. In this paper, we show that any reversible logic function with n (n > 2) bits can be constructed by
NOT and ‘(n−1)’-CNOT gates.We also investigate the realization problemof 3-bit reversible circuits specifically. Using group
theory, we present two sets of new 3-bit reversible logic gates. We show that any 3-bit reversible logic circuit is realizable
by cascading NOT and Feynman gates, and at most one instance of the proposed gates. We present a novel, concise and
constructive proof based on group theory. Our synthesis algorithm is based on a constructive proof, where the numbers
of ‘(n − 1)’-CNOT and NOT gates required in the realization are bounded by 2n · N and 4n2 · N , respectively, where N is
the number of distinct input patterns that are different from their corresponding output patterns. Our provable synthesis
algorithm outperforms search based approaches. The time complexity of our algorithm is Ω(n · 4n). In contrast, a search
based synthesis algorithm may have a worst case time complexity of (2n)!.
The rest of the paper is organized as follows. In Section 2, we present definitions of reversibility, permutation, and
some elementary reversible logic gates. Then, in Section 3, we proceed to prove a few lemmas for n-bit reversible gates
and subsequently prove that every reversible function can be synthesized within our upper bounded number of gates. To
showcase thepracticality of our proof,we rephrase the proof as a synthesis algorithm in Section 4 andpresent some synthesis
examples. We analyze the complexity of our algorithm in Section 5. Our conclusion is given in Section 6.
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Fig. 1. NOT gate.
Fig. 2. 4-CNOT gate.
2. Preliminaries
In this section,we introduce somebasic concepts and results onpermutation group theory from [19] andbinary reversible
logic from [20–22].
Definition 1 (Binary Reversible Gate). Let B = {0, 1}. Given any binary logic circuit f with n inputs and outputs, we can
denote it as a binary multiple-output function f : Bn → Bn. Let ⟨B1, . . . , Bn⟩ ∈ Bn and ⟨P1, . . . , Pn⟩ ∈ Bn be the input and
output vectors, where B1, . . . , Bn are input variables and P1, . . . , Pn are output variables. There are 2n different assignments
for the input vectors. A binary logic circuit f is reversible if it is a one-to-one and onto function (bijection). A binary reversible
logic circuit with n inputs and n outputs is also called an n-bit binary reversible gate. There are (2n)! different n-bit binary
reversible circuits.
We introduce a permutation group [23,21,19] and its relationship with reversible circuits.
A mapping s : M → M can be written as:
s =
 d1, d2, . . . , dk
di1 , di2 , . . . , di1

. (1)
Here we use a product of disjoint cycles as an alternative notation for a mapping [19]. For example,d1, d2, d3, d4, d5, d6, d7, d8, d9
d1, d4, d7, d2, d5, d8, d3, d6, d9

(2)
can be written as (d2, d4)(d3, d7)(d6, d8). Denote ‘‘( )’’ as the identity mapping (i.e., direct wiring) and call this the unity
element in a permutation group. The inverse mapping of mapping f is denoted as f −1. Per convention, a product f ∗ g of two
permutations applies mapping f before g .
An n-bit reversible circuit is a permutation in S2n , and vice versa. Cascading two gates is equivalent to multiplying two
permutations in S2n . Thus, in what follows, we will not distinguish an n-bit reversible circuit from a permutation in S2n .
Definition 2 (NOT Gate). A NOT gate Nj connects an inverter to the jth wire, i.e.: Pj = Bj ⊕ 1; Pi = Bi, ifi ≠ j, 1 ≤ j ≤ n.
An example NOT gate is shown in Fig. 1.
Definition 3 (‘n− 1’-CNOT Gate). A ‘n− 1’-Controlled-NOT (CNOT) gate Cj is defined as follows:
• Ifm ≠ j, then Pm = Cj(Bm) = Bm.
• Ifm = j, and Bi = 1 for all i ≠ j, then Pj = Cj(Bj) = Bj ⊕ 1, else, Pj = Bj.
A 1-CNOT gate is also called a Feynman gate. A 2-CNOT gate is also called a Toffoli gate. A ‘n−1’-CNOT gate is a generalized
Toffoli gate where n inputs control the output of another input. An example 4-CNOT gate is shown in Fig. 2.
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For Feyman gates, we also use Fei,j to denote the gate:
• Ifm = i, then Pm = Bi ⊕ Bj.
• Ifm ≠ i, then Pm = Bm.
On 3-bit circuits, the gate can be represented as the following permutation: Fe1,2 = (3, 4)(7, 8). Similarly, we have:
Fe1,3 = (5, 6)(7, 8), Fe2,1 = (2, 4)(6, 8), Fe2,3 = (5, 7)(6, 8), Fe3,1 = (2, 6)(4, 8), Fe3,2 = (3, 7)(4, 8).
Definition 4 (SWAP Gate). A SWAP gate Exi,j is defined as follows:
• Ifm = i, then Pm = Bj.
• Ifm = j, then Pm = Bi.
• Ifm ≠ i, j, then Pm = Bm.
3. ‘n’-bit theoretical results
In this section, we show the process to constructively synthesize any ‘n’-bit reversible circuit by NOT and ‘n − 1’-CNOT
gates without ancilla bits. It will be used in our synthesis algorithm in Section 4.
Lemma 1. All permutations can be generated by some ‘2’-cycles.
Proof. Any permutation can be written as a product of some disjoint cycles. So we only need to show that every cycle
(d1, d2, . . . , dk) can be expressed as a product of some 2-cycles.
(d1, d2, . . . , dk) = (d1, d2)(d1, d3, . . . , dk). (3)
Recursively using this equation, Lemma 1 holds. 
Definition 5 (Neighboring ‘2’-Cycle). Given two integers u, s ∈ 1, . . . , 2n, both u and s can be encoded using n bits (binary
representation). If the n-bit encodings for u and s are the same except for only one bit, we call the permutation (u, s) a
neighboring ‘2’-cycle. This is because their binary representations differ in one bit only.
Lemma 2. Given two integers u and s, and in their binary representations:
1. there is only one bit Bj different; and
2. all other bits are the same between u and s:
(a) l bits are 0s; and
(b) remaining bits are all 1s.
Suppose those l zero bits are Bi1 , . . . , Bil , we have:
(u, s) = Ni1 ∗ . . . ∗ Nil ∗ Cj ∗ Nil ∗ · · · ∗ Ni1 . (4)
Proof. We need to show that R.H.S. will turn the number u into s, and the number s into u, and it will not change any other
numbers.
After using the first set of NOT gates Ni1 , . . . ,Nil , the binary numbers u and s become u
′ and s′ with only one bit (the jth
bit) different and all other bits are 1’s. Then connecting Cj, we can exchange u′ and s′, which becomes s′ and u′ respectively.
Finally, connecting the second set of NOT gates Ni1 , . . . ,Nil , the values of bits Bi1 , . . . , Bil become all zeros, and the binary
numbers s′ and u′ become s and u respectively.
Suppose we are given a number t , where t ≠ u and t ≠ s, there exists a bit (the kth bit) in the binary representation of t
that is different from the corresponding bit in the binary representation of u and s, such that k ≠ j. After using the first set of
NOT gates Ni1 , . . . ,Nil , the number t becomes t
′. But the kth bit in the binary representation of t ′ is still zero. Then after the
action of gate Cj, the number t ′ is still t ′ (unchanged). This is because the kth bit is zero, which disables the controlled-NOT
operation. Hence, after the second set of NOT gates Ni1 , . . . ,Nil , t
′ becomes t again.
Therefore, the R.H.S. will only exchange the numbers u and s, and nothing else. 
Lemma 3. If two n-dimension vectors u, s have k bits different, then there is an ordered set M = {d1, d2, . . . , dk+1} such that
d1 = u, dk+1 = s and for any i, 1 ≤ i < k+ 1, there is only one bit different between di and di+1, and
(u, s) = (d1, d2)(d2, d3) . . . (dk, dk+1)(dk, dk−1) . . . (d2, d1). (5)
Proof. First, we have d1 = u, dk+1 = s. Then, in each ‘2’-cycle we change one bit in the k different bits between u and s. So
we get an ordered setM = {d1, d2, . . . , dk+1} such that d1 = u, dk+1 = s and for any i, 1 ≤ i < k+ 1, there is only one bit
different between di and di+1. Hence Eq. (5) is valid.
Alternatively, we can denote the image of d after the action of R.H.S. as I(d). Then I(d1) = dk+1, I(dk+1) = d1, and for any
1 < j < k+ 1, I(dj) = dj. Thus the equation is correct. 
Remark 1. In order to make the number of NOT gates as small as possible, we give two rules for constructing the ordered
setM .
G. Yang et al. / Theoretical Computer Science 412 (2011) 1606–1613 1609
Table 1
The ordered set M of u and s encoded
using the Gray-code trick from page 191
of [5].
P1 P2 P3 P4 P5 Encode
0 0 1 1 1 d1 = s
0 1 1 1 1 d2
0 1 0 1 1 d3
0 1 0 0 1 d4
0 1 0 0 0 d5 = u
• If the number of 1s in the vector u is more than that in s, then d1 = u, dk+1 = s. Else, d1 = s, dk+1 = u.
• In the different bits between u and s, change the zero bit to one first, then change one bit to zero bit.
For example, if u = ⟨0, 1, 0, 0, 0⟩, s = ⟨0, 0, 1, 1, 1⟩, then k = 4, d1 = s, d5 = u and, d2, d3, d4 are given in Table 1.
Remark 2. There is commutativity in the product of NOT gates, and we can remove adjacent pairs of identical NOT gates.
Lemma 4. Suppose there are j bits different between u and s in decomposing the ‘2’-cycle (u, s) to NOT gates and ‘n − 1’-CNOT
gates, and
• there are j0 zero bits in these bits in d1, and
• there are j1 one bits in these bits in d1, and
• j0 ≤ j1,
then the number of NOT gates is no more than 2(j− 2)+ 2(j0 − 1) if j0 ≥ 1; or 2(j− 1) if j0 = 0.
Proof. Using the two rules in Remark 1 and the property of NOT gate in Remark 2, we can calculate the number of the
needed NOT gates, no more than 2(j− 2)+ 2(j0 − 1) if j0 ≥ 1; or 2(j− 1) if j0 = 0. 
Theorem 1. For a given n-bit reversible circuit f , if there are N distinct input patterns that are different from their corresponding
output patterns, where N ≤ 2n, and the other (2n − N) input patterns are the same as their corresponding output patterns, then
this circuit can be synthesized by at most 2n · N ‘(n− 1)’-CNOT gates and 4n2 · N NOT gates without ancilla bit.
Proof. According to Eq. (3), this reversible circuit can be decomposed to atmostN−1 ‘2’-cycles. According to Lemmas 2 and
3, the number of ‘(n−1)’-CNOT gates is nomore than 2n·N; the number of NOT gates is nomore than 2n·2n·N = 4n2 ·N . 
Theorem 2. All n-bit reversible circuits can be constructed by less than 2n ·2n NOT gates and less than (2n−1) ·2n ‘n−1’-CNOT
gates without ancilla bit.
Proof. Let (d1, d2), (d3, d4), . . . , (dm−1, dm), where m = 2n, be all the ‘2’-cycles where d2i−1 and d2i have the maximal
number of different bits, n.
When we optimally decompose any permutation p in Sm to a product of some neighboring ‘2’-cycles, let function N(p)
be the minimal number of neighboring ‘2’-cycles.
When p = (d1, d2)(d3, d4) . . . (dm−1, dm), N(p) achieves the maximal number (2n− 1) · 2n. The reason is the following.
When using Eq. (3) of Lemma 1 to optimally decompose p to some neighboring 2-cycles based on Eq. (5), if (d2i−1, d2i) is
in the decomposition, then (d2i−1, a) or (d2i, b) will not be in this decomposition. We can prove by contradiction. Assume
(d2i−1, a) is in the optimal decomposition:
(d2i−1, d2i)(d2i−1, a) = (d2i−1, d2i, a)
= (d2i−1, a)(d2i, a)
the number r of different bits between d2i and a is less than n. According to Eq. (5)
N((d2i, a)) = 2r − 1 < 2n− 1 = N((d2i−1, d2i)).
Thus (d2i−1, a)(d2i, a) is a better decomposition than (d2i−1, d2i)(d2i−1, a).
Therefore, (d2i−1, a) or (d2i, b)will not be in this decomposition. So, the product p of all these ‘2’-cycles with maximal n
different bits makes N(p) to be (2n− 1) · 2n.
Using Eq. (4) of Lemma 2, the number of ‘n− 1’-CNOT gates is no more than (2n− 1) · 2n.
Let the number of NOT gates be Y , C(i; j) be the binomial coefficient [25]. Using Lemma 4 and properties of binomial
coefficient, when n = 2k− 1, k ≥ 2, n is an odd number,
Y = 2(2k− 3)C(2k− 1; 0)+ (2(2k− 3)+ 2(1− 1))C(2k− 1; 1)
+ · · · + (2(2k− 3)+ 2(k− 2)C(2k− 1; k− 1))
= (3k− 4)22k−1 − (2k− 1)C(2k− 2; k− 1)+ 2
< 2n · 2n
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Table 2
A binary reversible circuit f .
Input Output
B1 B2 B3 B4 Encoding P1 P2 P3 P4 Encoding
0 0 0 0 a1 0 1 0 0 a3
1 0 0 0 a2 1 0 1 0 a6
0 1 0 0 a3 1 1 0 0 a4
1 1 0 0 a4 1 1 1 1 a16
0 0 1 0 a5 0 0 1 0 a5
1 0 1 0 a6 1 0 1 1 a14
0 1 1 0 a7 0 1 1 0 a7
1 1 1 0 a8 1 1 1 0 a8
0 0 0 1 a9 0 0 0 1 a9
1 0 0 1 a10 0 0 0 1 a10
0 1 0 1 a11 0 1 0 1 a11
1 1 0 1 a12 1 1 0 1 a12
0 0 1 1 a13 0 0 1 1 a13
1 0 1 1 a14 1 0 0 0 a2
0 1 1 1 a15 0 1 1 1 a15
1 1 1 1 a16 0 0 0 0 a1
when n = 2k, k ≥ 2, n is an even number,
Y = 2(2k− 2)C(2k; 0)+ (2(2k− 2)+ 2(1− 1))C(2k; 1)+ . . .+ (2(2k− 2)+ 2(k− 1)C(2k; k))
= (3k− 4)22k + (2k− 3)C(2k; k)
< 2n · 2n. 
Remark 3. The upper bound for NOT gates can be reduced by further removing adjacent pairs of identical NOT gates. This
is illustrated by the example in the next section.
Remark 4. The product of all ‘2’-cycles with maximal n different bits indeed is the product of all n different NOT gates. Thus
the approach of directly using Eq. (3) and Lemma 3 has some defects. We should consider the NOT gate before using Eq. (3).
The idea of considering the NOT gate before using Eq. (3) is given as follows. Consider the truth table of a given reversible
circuit, each output bit has 2n values, we compare them with the input values. If the number of different values is bigger
than 2n−1, we apply a NOT gate to this bit. After processing with all bits, we count the changed vectors. If the number of the
changed vectors is less than that of the original circuit, we decompose the reversible circuitwith the insertedNOT gates using
Eq. (3) and Lemma 3. Otherwise, we decompose the original reversible circuit. The decomposition algorithm and examples
are given in the next section.
4. Algorithm and synthesis example
Based on the above analysis, we present the following constructive algorithm for synthesizing any given binary reversible
circuit f without using ancilla bits.
Algorithm:
Step 1. Check the truth table of f to determine before using Eq. (3) and Lemma 3, whether we need NOT gates or not.
Step 2. After Step 1, write the reversible circuit as a product of cycles. For every cycle (d1, d2, . . . , dk), calculate the
number ri of different bits between di and di+1, i = 1, 2, . . . , k where dk+1 = d1. Let rj be the minimal number. The basic
idea to decompose the reversible circuit by Eq. (3) is to break the mapping relation from dj to dj+1 without increasing the
number of different bits between adjacent vectors.
(d1, d2, . . . , dk) = (dj, dj+1)(dj, dj+2, dj+3, . . . , d1, d2, . . . , dj−1). (6)
Recursively repeat this process, we can decompose the reversible circuit to ‘2’-cycles.
Step 3. Decompose every ‘2’-cycle by NOT and ‘n− 1’-CNOT gates using Lemma 3, two rules in Remark 1, Lemma 2, and
removing adjacent pairs of identical NOT gates as much as possible.
Example 1. Given a binary reversible circuit f which has a truth table shown in Table 2.
From the truth table, f = (a1, a3, a4, a16)(a2, a6, a14).
Step 1. The total changed vectors is 7, less than 24−1 = 8, thus, we deal with the input reversible circuit f without
pre-cascading NOT gates.
Step 2. Decompose each cycle into the product of 2-cycles using Eq. (6).
(a1, a3, a4, a16) = (a4, a16)(a4, a1, a3)
= (a4, a16)(a4, a3)(a1, a3)
(a2, a6, a14) = (a6, a14)(a6, a2)
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Fig. 3. Decomposed circuit for f .
Table 3
A binary reversible circuit g .
Input Output
B1 B2 B3 B4 Encoding P1 P2 P3 P4 Encoding
0 0 0 0 a1 1 1 0 0 a4
1 0 0 0 a2 0 0 1 0 a5
0 1 0 0 a3 0 1 0 0 a3
1 1 0 0 a4 0 1 1 1 a15
0 0 1 0 a5 1 0 1 0 a6
1 0 1 0 a6 0 0 1 1 a13
0 1 1 0 a7 1 1 1 0 a8
1 1 1 0 a8 0 1 1 0 a7
0 0 0 1 a9 1 0 0 1 a10
1 0 0 1 a10 1 0 0 1 a9
0 1 0 1 a11 1 1 0 1 a12
1 1 0 1 a12 0 1 0 1 a11
0 0 1 1 a13 1 0 1 1 a14
1 0 1 1 a14 0 0 0 0 a1
0 1 1 1 a15 1 1 1 1 a16
1 1 1 1 a16 1 0 0 0 a2
Fig. 4. Decomposed circuit for g .
Step 3. Using Eqs. (4) and (5), we have:
(a4, a16) = (a16, a12)(a12, a4)(a16, a12)
= C3 ∗ N3 ∗ C4 ∗ N3 ∗ C3
(a4, a3) = N3 ∗ N4 ∗ ∗C1 ∗ N3 ∗ N4
(a1, a3) = N1 ∗ N3 ∗ N4 ∗ C2 ∗ N1 ∗ N3 ∗ N4
(a6, a14) = N2 ∗ C4 ∗ N2
(a6, a2) = N2 ∗ N4 ∗ C3 ∗ N4 ∗ N2.
Therefore,
f = C3 ∗ N3 ∗ C4 ∗ N3 ∗ C3 ∗ N3 ∗ N4 ∗ C1 ∗ N1 ∗ C2 ∗ N1 ∗ N3 ∗ N4 ∗ N2 ∗ C4 ∗ N4 ∗ C4 ∗ N4 ∗ N2.
The synthesis process is finished, and f is decomposed into the product of 12 NOT gates and 7 ‘n− 1’-CNOT gates, shown
in Fig. 3.
Example 2. Given a binary reversible circuit g which has a truth table shown in Table 3.
Step 1. Only the output P1 has over 24−1 = 8 different values with input B1. So we need to cascade a NOT gate N1 after g ,
shown in Fig. 4.
The remaining steps. g ∗ N1 = f , so the rest of the steps is the same as Example 1, and g = f ∗ N1.
Remark 5. From these two examples, especially the second example, the numbers of NOT gates and ‘n− 1’-CNOT gates are
much less than the upper bound that we gave in Theorem 1. The optimal upper bound of our algorithm is still our future
research.
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5. Complexity analysis
In this section, we analyze the computation complexity of our algorithm. Compared with breadth-first search based
synthesis algorithm, the computation complexity of our algorithm is exponentially lower.
Theorem 3. The time complexity of our synthesis algorithm isΩ(n · 4n).
Proof. The time complexity of Step 1 is n ·2n, since we need to check the whole values in truth table. In Step 2, to get Eq. (6),
in the worst case (k = 2n), we need n · 2n computations. And we need recursively use Eq. (6) k − 1 times, so the time
complexity of Step 2 is n · (2n)2/2 = n · 4n/2. In Step 3, there are 2n− 1 ‘2’-cycles in the worst case. According to Lemmas 2
and 3, to decompose every ‘2’-cycle to NOT and ‘n − 1’-CNOT gates, we need 2n · 2n = 4n2. Removing NOT gates needs to
check all these 2n · 2n NOT gates. So the time complexity of Step 3 is 4n2 · 2n + 2n · n · 2n = 6n2 · 2n.
Therefore, the total time complexity of the synthesis algorithm is:
n · 2n + n · 4n/2+ 6n2 · 2n = Ω(n · 4n). 
Remark 6. Our method is a constructive algorithm, since for each step, we are simply transforming the formula to obtain
the synthesized gates. We do not need to search other reversible circuits that do not appear in our result. The computational
complexity of our synthesis algorithm is exponentially lower than the complexity of breadth-first search based synthesis
algorithm, which needs to explore a number of different reversible gates in each step and only a subset of them are used in
the result. The space complexity of any breadth-first search based synthesis algorithm for n bits reversible circuit is more
than (2n)!, since in the worst case, it needs to remember all (2n)! reversible circuits. This is impossible even when n = 4
because (24)! ≈ 2.0×1013. The time complexity is also greater than (2n)!, because in the worst case, it needs to compute all
reversible circuits. In fact, it also has to do a lot of equality comparisons to determine whether the calculated circuit is the
given circuit or not, so the time complexity of any breadth-first search based synthesis algorithm is much more than (2n)!.
Theorem 4. The space complexity of our synthesis algorithm is 6n · 4n.
Proof. The space complexity of Step 1 is 2n · 2n, since we need to store the input assignments and output assignments in
truth table for computing the number of different values between the input and the output. After we finish Step 1, we do
not have to store the input assignment. In Step 2, we need to store all ‘2’-cycles, and we need n2 space units to compute rj
which can be ignored by comparing with the exponential number of the needed space. So, the space complexity of Step 2
is n · 2n. In Step 3, we need to store all NOT gates and ‘n− 1’-CNOT gates. According to Theorem 2, the space complexity of
Step 3 is 4n · 2n. Thus, the space complexity of our synthesis algorithm is 6n · 2n. 
In the worst case, breadth-first search based synthesis algorithm needs to store all (2n)!. So, the space complexity of our
synthesis algorithm is still exponentially lower than that of breadth-first search based synthesis algorithm.
6. Conclusion
In this paper,we investigated the realization of reversible circuits.Wepresented a constructive algorithm for synthesizing
n-bit reversible circuits by NOT and ‘n − 1’-CNOT gates and gave two synthesis examples based on this algorithm, which
showed that even by hand, synthesizing any ‘4’-bit reversible circuit is not difficult. The computational complexity of our
synthesis algorithm is exponentially lower than that of breadth-first search based synthesis algorithms.
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